Board Design Manager
- linkCopy link
- emailEmail a friend
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, or equivalent practical experience
- 10 years of experience in high-speed, multi-layer board-level hardware design.
- 5 years of experience managing teams.
- Experience designing and routing high-speed digital interfaces (e.g., PCIe Gen6, DDR5/LPDDR6, USB4, I3C, SPI, high-speed SerDes) and clock distribution networks.
- Experience in schematic capture and PCB layout tools (specifically Cadence Allegro Design Authoring/Concept HDL and Allegro PCB Editor).
- Experience designing multi-phase point-of-load (PoL) voltage regulators, high-efficiency DC-DC converters, power sequencing, and high-transient power delivery systems.
Preferred qualifications:
- Master's degree in Electrical Engineering or Computer Engineering with a focus on Hardware Systems, Power Electronics, or High-Speed Circuit Design.
- 12 years of experience designing Reference Validation Platforms (RVPs), ATE characterization boards, or server motherboards for enterprise CPUs or AI/ML accelerators (TPUs/GPUs).
- Experience designing ultra-high-current power delivery networks (>1000A) with advanced digital multi-phase PWM controllers (PMBus/AVS).
- Experience leading multi-disciplinary engineering projects, driving ODM/EMS vendors, and mentoring junior/mid-level hardware engineers.
- Deep knowledge of HDI, micro-vias, rigid-flex, low-loss laminate selection, and advanced manufacturing capabilities at PCB fabrication vendors.
About the job
Google's mission is to organize the world's information and make it universally accessible and useful. As a Staff Board Design Engineer within the Silicon Systems and Engineering team, you will serve as the lead technical authority driving the architecture, schematic design, and complex layout of mission-critical printed circuit board platforms that power Google’s next-generation custom silicon—including Google Cloud Axion central processing units and Tensor Processing Units.
In this role, you will lead the end-to-end hardware development of advanced Reference Validation Platforms, silicon characterization boards, and high-density test fixtures.
You will manage bleeding-edge electrical, thermal, and mechanical tests—from designing high-current multi-phase power delivery networks to routing multi-gigabit high-speed serial links across ultra-high-layer-count substrates.
The ML, Systems, & Cloud AI (MSCA) organization at Google designs, implements, and manages the hardware, software, machine learning, and systems infrastructure for all Google services (Search, YouTube, etc.) and Google Cloud. Our end users are Googlers, Cloud customers and the billions of people who use Google services around the world.
We prioritize security, efficiency, and reliability across everything we do - from developing our latest TPUs to running a global network, while driving towards shaping the future of hyperscale computing. Our global impact spans software and hardware, including Google Cloud’s Vertex AI, the leading AI platform for bringing Gemini models to enterprise customers.
Responsibilities
- Define system specifications, block diagrams, power trees, clock distribution topologies, and component selection for server-class silicon validation platforms and characterization fixtures.
- Drive schematic capture and guided physical layout for high-density interconnect, ultra-high-layer-count (24+ layers) printed circuit boards utilizing advanced dielectric materials using Cadence Allegro, Concept, and OrCAD.
- Partner with Signal Integrity and Power Integrity teams to implement decoupling strategies, multi-phase voltage regulator module designs capable of delivering high-current rails (>500 amperes to 1000+ amperes), and impedance-controlled high-speed routing.
- Direct post-silicon board bring-up in the laboratory using high-speed oscilloscopes, logic analyzers, and thermal imaging; mentored team members and established organization-wide hardware design guidelines.
- Enforce strict Design for Manufacturing, Design for Assembly, and Design for Test guidelines; partnered with printed circuit board fabricators and electronics manufacturing service assembly houses to resolve technical issues and optimize yield.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.
Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.