Advanced Packaging Technologist
- linkCopy link
- emailEmail a friend
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 5 years of experience with package development for high volume production.
- 5 years of experience with advance packaging technology development.
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
- Experience with co-packaged copper (CPC), co-packaged optics (CPO), and silicon photonics.
- Experience in developing new technologies and driving innovation within the semiconductor packaging space.
- Experience working directly within wafer foundries or assembly houses (OSATs).
- Knowledge of 2.5D and 3D failure modes and reliability standards.
- In-depth understanding of the interactions between packaging technology, electrical design, thermal/mechanical performance, and manufacturability.
About the job
In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.In this role, you will be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You will work with multi-disciplinary teams throughout custom silicon development, focusing on substrate technology, design tradeoffs, assembly evaluation, and mechanical reliability. As an advanced packaging technologist, you will develop advanced packaging solutions (2.5D/3D/3.5D) for ML chips, which involves collaborating with architects, Signal Integrity (SI)/Power Integrity (PI), thermal, and Printed Circuit Board (PCB) engineers to create high-performance packages optimized for electrical performance, reliability, and assembly.
You will be instrumental in identifying and incorporating advanced packaging technologies into Google chip designs. Your work spans from circuit design to system design, seeing products through to high-volume manufacturing, which directly influences our data centers and impacts Google users.The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're behind Google's groundbreaking innovations, empowering the development of AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.Individual pay is determined by factors including job-related skills, experience, and relevant education or training.
US: $163000 - $237000 (USD) + 15% bonus target + equity + benefits
Learn more about benefits at Google.
Responsibilities
- Develop next-generation packaging breakthroughs and qualify high-performance foundry solutions.
- Drive the development of advanced test macro features and execute engineering plans for next-generation package architectures.
- Identify packaging risks and document technical assessments to guide the definition of critical test vehicles.
- Define and implement design for X (DFx) (design for manufacturing (DFM), design for reliability (DFR), and design for testing (DFT)) methodologies tailored specifically for advanced packaging technologies.
- Collaborate with internal teams, foundries, Outsourced Assembly and Test (OSATs), and suppliers to deliver production-ready chip package solutions through execution of shared engineering plans.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.
Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.