Senior Technical Program Manager, Chip DevOps and Methodology
- linkCopy link
- emailEmail a friend
Minimum qualifications:
- Bachelor's degree in a technical field, or equivalent practical experience.
- 8 years of experience as a technical program manager or engineering lead.
- Experience driving or supporting unified design/verification methodologies (e.g., standardized UVM frameworks, unified linting/CDC rules, automated regression tracking).
- Experience with the front-to-back silicon design lifecycle (e.g., RTL design, verification, synthesis, STA, place and route, tape-out).
- Experience with cloud platforms optimized for High-Performance Computing (HPC), grid computing (e.g., LSF, Slurm), and massive storage architectures.
- Experience managing infrastructure and centralized configuration profiles for EDA tool suites.
Preferred qualifications:
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline.
- Experience managing complex vendor relationships (EDA vendors, cloud providers) and forecasting infrastructure compute budgets.
- Familiarity with modern infrastructure-as-code (IaC) and automation tools (e.g., Terraform, Ansible, Jenkins, Gitlab CI) adapted for hardware workflows.
- Proficiency in managing infrastructure and CAD roadmaps using Agile, Scrum, or Kanban frameworks tailored for hardware timelines.
- Exceptional ability to translate complex technical infrastructure and methodology needs into clear business/program outcomes for executives and vice versa.
About the job
As a Technical Program Manager for Chip DevOps, you will orchestrate the delivery of the foundational engineering environment and drive the execution of a unified silicon design methodology across our engineering organization. You will own the lifecycle of programs that scale our Electronic Design Automation (EDA) toolchains, optimize massive cloud compute grids, and establish standardized, automated workflows.
This is a highly cross-functional role requiring a unique blend of modern cloud infrastructure expertise, semiconductor workflow awareness, and agile program management. You will partner closely with Design, Verification, CAD, and Infrastructure teams to eliminate fragmented workflows, implement standardized methodologies, and ensure a seamless, high-performance environment to build next-generation chips.
Google Cloud accelerates every organization’s ability to digitally transform its business and industry. We deliver enterprise-grade solutions that leverage Google’s cutting-edge technology, and tools that help developers build more sustainably. Customers in more than 200 countries and territories turn to Google Cloud as their trusted partner to enable growth and solve their most critical business problems.
Responsibilities
- Manage programs the definition, standardization, and company-wide adoption of a unified design and verification methodology. Drive alignment on consistent coding standards, automated checks, PDK management, and IP reuse protocols.
- Define, manage, and deliver complex infrastructure and CAD roadmaps, ensuring projects are completed on time, within budget, and with minimal disruption to design timelines.
- Manage programs the deployment, licensing, and scaling of EDA tools (e.g., Synopsys, Cadence, Siemens) across hybrid or fully cloud-based environments, ensuring tool flows strictly adhere to the unified methodology.
- Lead initiatives to optimize compute infrastructure (high-performance computing clusters, storage, and cloud instances) to handle massive simulation, synthesis, and physical design workloads.
- Drive the strategy and implementation of automated workflows, continuous integration, and continuous verification (CI/CD) pipelines.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.
Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.