Technical Lead, Digital Design Subsystems
- linkCopy link
- emailEmail a friend
Minimum qualifications:
- Bachelor's degree in Electrical Engineering or Computer Science, or equivalent practical experience.
- 10 years of experience working on multiple SoCs with silicon success.
- 3 years of experience in RTL coding using Verilog or Systemverilog language.
- Experience in design and multi power domains with clocking.
Preferred qualifications:
- Experience in high performance design, multi power domains with complex clocking.
- Proficient with Verilog or System Verilog language.
- Proficient with ASIC design methodologies for front quality checks including Lint, CDC/RDC, synthesis, DFT ATPG/Memory BIST, UPF and low power optimization/estimation.
- Proficient with chip design flow and good understanding of cross domain involving Design Verification (DV)/Design for Testability (DFT)/physical design/software.
- Proven record of multiple SoCs with silicon success.
- Participate in Static Timing Analysis (STA) closure, DV test-plan and coverage analysis of the sub-system and chip level verification.
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
Responsibilities
- Lead a team of ASIC RTL engineers on sub-system and activities including: plan tasks, hold code and design reviews, code development of complex features.
- Interact closely with the Architecture team and develop implementation (microarchitecture and coding) strategies to meet quality, schedule and Power, Performance, and Area (PPA) for sub-system integration.
- Work closely with the cross-functional team of Verification, Design for Test, Physical Design and Software teams to make design decisions and represent project status throughout the development process.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.
Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.